Victor Castano · Igor Schagaev

Resilient Computer System Design



Victor Castano · Igor Schagaev

Resilient Computer System Design



Resilient Computer System Design

Resilient Computer System Design



Victor Castano IT-ACS Ltd Stevenage, UK Igor Schagaev IT-ACS Ltd and London Metropolitan University Stevenage, UK

ISBN 978-3-319-15068-0 DOI 10.1007/978-3-319-15069-7 ISBN 978-3-319-15069-7 (eBook)

Library of Congress Control Number: 2015931811

Springer Cham Heidelberg New York Dordrecht London © Springer International Publishing Switzerland 2015

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made.

Printed on acid-free paper

Springer International Publishing AG Switzerland is part of Springer Science+Business Media (www.springer.com)

Preface

New areas of ICT applications require complete redesign of computer systems to address challenges of extreme reliability, high performance and power efficiency. Up to now there are no consistent concepts, theories and texts, enabling us to design systems with mentioned requirements. Requirements themselves became processes and evolve along life cycle of the systems and applications. All these force us to start all over again, leaving past and sentimental values behind, making new computer systems and software that match mentioned requirements and new applications.

Our 35 years of experience consolidates: design of airborne computers and black boxes; parallel computers for submarines, helicopters and satellites. Our intensive research work in academies and higher education institutions included analysis of performance, reliability and design of computer systems. Both regretfully have proved at various levels that existing computer system and system software solutions lack efficiency, rigorousness or balance in design. An absence of a consistent book explaining how to analyse, design and develop new computer systems has been surprisingly revealed. That is why we attempt to introduce—as a first draft—a theory of resilient and evolving systems, as good as we see it today. We introduce rigorous concepts of system design with reconfigurability used when necessary for toleration of faults. Our concepts of redundancy have been theoretically justified and analysed. Redundancy of system we discuss taking into account technological aspects, including thermal barrier and reliability. We propose a new design of system and system software and describe hardware prototypes—to demonstrate feasibility of them. Simulations and trial runs are presented and explained as well.

This book at first was written for ourselves—for everyday work in safety-critical systems design. As it is ICT market and research in this domain are greatly segmented. Thus we had to create our own "meeting point" for all above-mentioned "customers" and addressing new properties of computer systems.

To "start all over again" researchers, engineers, users and even politicians should be ready to understand what future applications of ICT require, what kind of vi Preface

drawback of technologies we are facing, what are the limitations and how to find the most efficient structural solutions, accompanied by careful use of math methods.

This book is the first consistent work on our paradigm of evolving computers; it includes methods of analysis and synthesis of ICT with new properties such as evolving functioning, performance, reliability and energy-wise solutions. We also discuss abilities of system to match changing requirements and internal faults of hardware schemes, technological advances and drawbacks.

Initially this book did serve us an essential working material in terms of "all you need to know to design and analyze new generation of computer systems" addressing in non-mutually exclusive way reliability, fault tolerance, performance, resilience and properties of electronics, introducing supportive models and key hardware designs: processors, memories and interfaces. We were thinking about the following market our new system that developed, accordingly proposed approach: safety-critical, autonomous, real time, military, banking and wearable health care systems. Presented hardware prototype demonstrates at the order of magnitude higher efficiency in comparison with existing systems.

Who is our reader and why? Research community will get consistent area of further theoretical developments; Industries of hardware and system software designs, manufacturing and exploitation will get pathways to make performance, reliability and energy-smart systems with consistency, enabling unification of market of consumer electronics, safety-critical, embedded, autonomous and autonomous systems; Consumers will get much higher efficiency (and value for money) from their systems (if, of course devices and systems will be designed according to the principles proposed in the book).

This book provides also several personal benefits for the reader:

- Analysis of existing systems given in essence, showing how "classic" solutions stand and work.
- Existing technological drawbacks are clarified and presented consistently, with proposed solutions that "best fit the requirement" of new computer system.
- Description of a process of introduction of new properties as a framework required from next generation of computer system enabling a reader to make consistent analysis of—we stress—all possible system design solutions.
- Demonstrated and described prototype of evolving reconfigurable architecture might be attractive for students as they through the book will discover that computers might be designed much simpler, power efficient and at an order of magnitude more reliable.
- A prototype of the system and simulator will help for future engineers of embedded systems.
- Students and analysts will discover that the market dominance of the general computing systems has been now limited by appeared embedded systems with billions of units manufactured every year. Note that embedded systems appear in contexts where continuous operation is of utmost importance and failure can be profound.

Preface vii

 Any reader will be able to use trail simulator and start programming new architecture.

Nowadays radiation is a serious threat to the reliable operation of safety-critical systems. Fault avoidance techniques, such as radiation hardening, have been commonly used in space applications. However, hardened components are expensive, lag behind commercial components in performance and do not provide 100 % fault elimination. Without supportive structural solutions to provide fault tolerance, hardware faults become system errors at the application or system level, which in turn can result in catastrophic failures.

In this direction, we present known concepts of fault tolerance and dependability and extend them by our own concept of resilience and generalisation of fault tolerance. We propose to consider fault tolerance and resilience as *processes*, instead of properties. We analyse the physics of radiation-induced faults, the damage mechanisms of particles and the error as a consequence.

We propose new approach to hardware and system software design combining efficiently reliability, performance and power consumption.

Finally, to demonstrate how new properties of the computer system will be implemented, a new conceptual system element called a *syndrome* was introduced, described and its application for performance, reliability and energy-smart operations of hardware explained. Implemented by hardware and supported by system software *syndrome* serves as a core of a resilience of architecture enabling system (through software and hardware) be adaptable to various and modifiable functional requirements, different internal conditions and environmental impacts. We implemented a software simulator and disassembler and introduced a testing framework in combination with our evolving reconfigurable architecture assembler and commercial hardware simulators.

Stevenage, UK

Victor Castano Igor Schagaev

Contents

Basic	Concept	s, Motivation and Structure	1		
1.1	Motiva	ition	1		
1.2	Scope	and Contribution	4		
1.3	Structu	ire	5		
Backg	ground (Concepts and Resilience	7		
2.1	System Failure Life Cycle				
2.2					
2.3					
	2.3.1		0		
	2.3.2		3		
	2.3.3		4		
	2.3.4		5		
	2.3.5		6		
	2.3.6	Bathtub Curve of Failure Rates	6		
	2.3.7	Mean Time Between Failures (MTBF)	8		
	2.3.8		9		
	2.3.9		0		
2.4	Safety		4		
2.5	-				
	2.5.1	•			
	2.5.2		6		
	2.5.3				
2.6		· · · · · · · · · · · · · · · · · · ·			
2.,					
		1			
28					
	1.1 1.2 1.3 Backg 2.1 2.2 2.3 2.4 2.5	1.1 Motiva 1.2 Scope 1.3 Structu Background C 2.1 System 2.2 Attribu 2.3 Reliabi 2.3.1 2.3.2 2.3.3 2.3.4 2.3.5 2.3.6 2.3.7 2.3.8 2.3.9 2.4 Safety 2.5 Securit 2.5.1 2.5.2 2.5.3 2.6 Perfort 2.7 Resilie 2.7.1 2.7.2	1.1 Motivation 1.2 Scope and Contribution 1.3 Structure Background Concepts and Resilience 2.1 System Failure Life Cycle 2.2 Attributes and Measures of Resilience 2.3 Reliability 1 2.3.1 2.3.2 Reliability and Unreliability Functions 1 2.3.2 2.3.3 Probability Density Function 1 2.3.4 2.3.5 Cumulative Hazard Function 1 2.3.5 Cumulative Hazard Function 1 2.3.6 Bathtub Curve of Failure Rates 1 2.3.8 Mean Time Between Failures (MTBF) 1 2.3.9 Reliability Prediction 2.4 Safety 2 2.5 Security 2 2.5.1 Integrity 2 2.5.2 Maintainability 2 2.5.3 Availability 2 2.6 Performability 3 2.7 Resilience 3 2.7.1 Requirements <		

x Contents

3	Deali	g with Faults: Redundancy	39			
	3.1	Handling Faults: Design Strategies	39			
	3.2	Fault Avoidance	40			
	3.3	Fault Tolerance: Using Redundancy	42			
		3.3.1 Redundancy Notation	43			
	3.4	Structural Redundancy HW(S)	44			
		3.4.1 Static Redundancy	46			
		3.4.2 Dynamic Redundancy	51			
		3.4.3 Hybrid Redundancy	55			
	3.5		59			
		3.5.1 Error Detection Codes: EDC	61			
		3.5.2 Error Correction Codes: ECC	62			
	3.6	Time Redundancy	69			
		3.6.1 Concurrent Error Detection: Basics				
		of Time Redundancy	69			
		3.6.2 Alternating Logic	72			
		3.6.3 Recomputing with Shifted Operands (RESO)	73			
		3.6.4 Recomputing with Rotated Operands (RERO)	75			
		3.6.5 Recomputing with Swapped Operands (RESWO)	76			
		3.6.6 Recomputing with Comparison (REDWC)	76			
	3.7	T	76			
	3.8	Conclusion	77			
4	Impa	t of Radiation on Electronics	79			
	4.1		79			
	4.2		80			
	4.3	Damage Mechanisms	81			
	4.4	Radiation Macro-effects				
	4.5	Single Event Effects (SEE)				
		4.5.1 Physical Mechanisms Responsible for SEEs	87			
		4.5.2 System Level Response	95			
	4.6		11			
5	FT M	odels	13			
	5.1	Models	13			
	5.2	Model of Fault	17			
	5.3		17			
		· · ·	17			
		•	21			
			22			
			22			
		5.3.5 System Boundaries	23			
			23 23			

Contents xi

	5.4	Classif	fication of Faults by Manifestation	123
		5.4.1	Response-Timeliness	125
		5.4.2	Consistency	126
		5.4.3	Maintainability: Detectability, Diagnosability	
			and Recoverability	128
	5.5	FT and	d System Modelling	134
		5.5.1	Trading P, R, E	135
		5.5.2	GAFT: Generalised Algorithm of Fault Tolerance	136
		5.5.3	GAFT: System Estates and Actions	
			to Implement Fault Tolerance	140
	5.6	Conclu	ısion	142
6	Hard	ware Siii	pport of Resilience	145
U	6.1		Concept, System Design and Hardware Elements	145
	6.2		Hardware Configuration: ERRIC	147
	0.2	6.2.1	Active Zone	147
		6.2.2	Passive Zone	150
		6.2.3	Interfacing Zone	151
	6.3		Reconfigurability	152
	0.5	6.3.1	T-Logic for Memory Management	152
		6.3.2	T-Logic for Configuration in ERA	155
	6.4		ome	156
	0.1	6.4.1	Syndrome Use	156
		6.4.2	Location Access and Way of Operation	150
		0	of the Syndrome	161
		6.4.3	Syndrome: Passive Zone Configurations	163
	6.5		ful Degradation	165
		6.5.1	Graceful Degradation: Markov Analysis	166
	6.6		mentation Constraints	168
		6.6.1	Graceful Degradation: Markov Analysis	169
		6.6.2	Interfacing Zone: the Syndrome	
			as Memory Controller	170
		6.6.3	Access to the Syndrome	172
	6.7	Conclu	isions	172
7	Syston	m Softwa	are Support	173
,	7.1		a Software Support of Hardware Checking	173
	7.1	•	1 Software Support of Hardware Checking	176
	7.3		1 Software Monitor of Hardware Condition	178
	7.3 7.4	•	Ision	180
	, , ,			100
8	_		on: Hardware Prototype, Comparisons,	
			d Testing	183
	8.1		etion Execution	183
	8.2		etion Set	184
	8.3	ERA F	Hardware Prototype	188

xii Contents

	8.4	Architectural Comparison	189
	8.5	ERA Testing and Debugging	194
	8.6	ERA's Assembler	194
	8.7	ERA's Simulator: Dissimera	198
		8.7.1 Architecture and Description	199
		8.7.2 Dissimera Log Sample	205
	8.8	Conclusion	205
9	Conclu	ısions	207
	9.1	What We Have Done	207
	9.2	Next Steps	210
10	Vision	on Evolving System Future	211
	10.1	Fundamental Problem	211
	10.2	Known Solutions (What We Have)	213
	10.3	Attempts to Evolve	214
	10.4	Proposed Approach (What We Need	
		and Why We Need This)	218
	10.5	Supportive Models	220
		10.5.1 Control–Data–Predicate (CDP) Model	220
		10.5.2 Graph Logic Model (GLM)	223
	10.6	System Software for Evolving Systems	225
		10.6.1 Active Language (AL)	225
		10.6.2 Active Reconfigurable Run-Time System	228
	10.7	Evolving System: Hardware	231
		10.7.1 Basic Schemes	231
	10.8	Evolving System: Multi-element Configuration	233
	10.9	Evolving System Approach vs. Berkley View	235
	10.10	Evolving System: Conclusion	237
Ref	erences		239
Ind	PΥ		255

Abbreviations

ARQ Automatic repeat quest

Application-specific integrated circuit **ASIC**

ASW Application software

ATPG Test pattern generation tools **BCH** Bose Chaudhuri hocquenghem **BEC** Backward error correction

Bipolar complementary metal oxide semiconductor **BICMOS**

BIST Built in self-test

BPSG Boron phosphor silicate glass CCD Charged couples device Concurrent error detection CED Corrective maintenance CM **CMF** Common mode failure

CMOS Complementary metal oxide semiconductor

COTS Commercial off the shelf **CSP** Cold standby spare Circuit under test CUT

DDD Displacement damage dose

Double bit error correction and triple bit error detecting DEC/TED

Design for testability **DMR** Dual modular redundancy DRAM Dynamic random access memory DRE Detected recoverable error

Detected unrecoverable error DUE DUT Device under test

DW Data word

DFT

ECC Error correcting codes

Error detection and correction codes **EDAC**

EDC Error detecting codes

Electrically erasable programmable read only memory EEPROM